Publications

Found 125 results
[ Author(Desc)] Title Type Year
Filters: First Letter Of Last Name is W  [Clear All Filters]
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
W
Warren, W. (2000).  Global Posterior Probability Estimates as Decision Confidence Measures in an Automatic Speech Recognition System.
Waterman, A. (2011).  Improving Energy Efficiency and Reducing Code Size with RISC-V Compressed.
Waterman, A. (2011).  Improving Energy Efficiency and Reducing Code Size with RISC-V Compressed.
Waterman, A., Lee Y., Patterson D., & Asanović K. (2011).  The RISC-V Instruction Set Manual, Volume I: Base User-Level ISA.
Wawrzynek, J., Asanović K., Kingsbury B., Beck J., Johnson D., & Morgan N. (1995).  SPERT-II: A Vector Microprocessor System and Its Application to Large Problems in Backpropagation Training. Proceedings of the Advances in Neural Information Processing Systems 8 Conference (NIPS 8). 619-625.
Wawrzynek, J., Asanović K., Kingsbury B., Beck J., Johnson D., & Morgan N. (1996).  SPERT-II: A Vector Microprocessor System and Its Application to Large Problems in Backpropagation Training. IEEE Computer. 29(3), 79-86.
Wawrzynek, J., Patterson D., Oskin M., Lu S-L., Kozyrakis C., Hoe J. C., et al. (2007).  RAMP: Research Accelerator for Multiple Processors. IEEE Micro. 27(2), 46-57.
Weaver, N., Markovskiy Y., Patel Y., & Wawrzynek J. (2003).  Post Placement C-Slow Retiming for the Xilinx Virtex FPGA.
Weaver, N., Sommer R., & Paxson V. (2009).  Detecting Forged TCP Reset Packets.
Weaver, N., & Wawrzynek J. (2000).  A Comparison of the AES Candidates Amenability to FPGA Implementation.
Weaver, N., Paxson V., & Gonzalez J. Maria (2007).  The Shunt: An FPGA-Based Accelerator for Network Intrusion Prevention. Proceedings of International Symposium on Field Programmable Gate Arrays (FPGA 2007). 199-206.
Weaver, N., Kreibich C., & Paxson V. (2011).  Redirecting DNS for Ads and Profit.
Weaver, N., Ellis D., Staniford S., & Paxson V. (2004).  Worms vs. Perimeters: The Case for Hard-LANs. Proceedings of the 12th Annual IEEE Symposium on High Performance Interconnects (Hot Interconnects 12). 70-76.
Weaver, N., Hauser J., & Wawrzynek J. (2004).  The SFRA: A Corner-Turn FPGA Architecture. Proceedings of the 12th ACM International Symposium on Field Programmable Gate Arrays (FPGA 2004). 3-12.
Weaver, N., & Allman M. (2009).  On Constructing a Trusted Path to the User.
Weaver, N., Kreibich C., Nechaev B., & Paxson V. (2011).  Implications of Netalyzr's DNS Measurements.
Weaver, N. (2021).  What Happened in the Kaseya VSA Incident?. Lawfare.
Weaver, N., & Ellis D. (2004).  Reflections on Witty: Analyzing the Attacker. ;login: The USENIX Magazine. 29(3), 34-37.
Weaver, N., Kreibich C., & Paxson V. (2010).  Measuring Access Connectivity Characteristics with Netalyzr.
Weaver, N. (2021).  Disrupting Cryptocurrencies 2: Lessons From the Poly 'Hack'. Lawfare.
Weaver, N., & Sommer R. (2007).  Stress Testing Cluster Bro. Proceedings of USENiX DETER Community Workshop on Cyber Security Experimentation and Test (DETER 2007).
Weaver, N., Paxson V., Staniford S., & Cunningham R. (2003).  Large Scale Malicious Code: A Research Agenda.
Weaver, N. (2010).  Unencumbered by Success: The Usenix Security Grand Challenge Competition.
Weaver, N., Staniford S., & Paxson V. (2004).  Very Fast Containment of Scanning Worms. Proceedings of the 13th USENIX Security Symposium. 29-44.
Weaver, N., Paxson V., Staniford S., & Cunningham R. (2003).  A Taxonomy of Computer Worms. Proceedings of the ACM CCS First Workshop on Rapid Malcode (WORM 2003). 11-18.

Pages